Department of Computer Science
Department of Computer Science Join Us Department of Computer Science People Department of Computer Science Research Department of Computer Science Academics Department of Computer Science CS Job Board Department of Computer Science About CS Rice Department of Computer Science Events Department of Computer Science CS Home

Upcoming Events

Thesis Defense
Graduate and Postdoctoral Studies
Cosponsor: Computer Science

Explicit or Symbolic Translation of Linear Temporal Logic to Automata

by Kristin Yvonne Rozier
Doctoral Candidate
when Monday, April 30, 2012
Time: 10:00 AM to 12:00 PM
where 1049 Duncan Hall 
abstract Formal verification techniques are growing increasingly vital in the development of safety-critical software and hardware in practice. Formal verification techniques such as requirements-based design and model checking for system verification have been successfully used to verify such systems as air traffic control, airplane separation assurance, autopilot, CPU designs, life-support systems, medical equipment, and other systems that ensure human safety.

Formal behavioral specifications written early in the system-design process and communicated across all design phases increase the efficiency, consistency, and quality of the system under development. We argue that to prevent introducing design or verification errors, it is crucial to test specifications for satisfiability. We advocate for the adaptation of a new sanity check via satisfiability checking for property assurance. Our focus here is on specifications expressed in Linear Temporal Logic (LTL). We demonstrate that LTL satisfiability checking reduces to model checking and satisfiability checking for the specification, its complement, and a conjunction of all properties should be performed as a first step to LTL model checking.

We report on an experimental investigation of LTL satisfiability checking. We introduce a large set of rigorous benchmarks to enable objective evaluation of LTL-to-automata algorithms in terms of scalability, performance, correctness, and size of the automata produced. For explicit model checking, we use the Spin model checker, and we test all LTL-to-explicit automata translation tools that were publicly available when we conducted our study. For symbolic model checking, we use CadenceSMV, NuSMV, and SAL-SMC for both LTL-to-symbolic automata translation and to perform the satisfiability check. Our experiments result in two major findings. First, scalability, correctness, and other debilitating performance issues afflict most LTL translation tools. Second, for LTL satisfiability checking, the symbolic approach is clearly superior to the explicit approach.

Ironically, the explicit approach to LTL-to-automata has been heavily studied while only one algorithm existed for LTL-to-symbolic automata. Since 1994, there has been essentially no new progress in encoding symbolic automata for BDD-based analysis. Therefore, we introduce a set of 30 symbolic automata encodings. The set consists of novel combinations of existing constructs, such as different LTL formula normal forms, with: a novel transition-labeled symbolic automaton form, a new way to encode transitions, and new BDD variable orders based on algorithms for tree decomposition of graphs. An extensive set of experiments demonstrates that these encodings translate to significant, sometimes exponential, improvement over the current standard encoding for symbolic LTL satisfiability checking.

Building upon these ideas, we return to the explicit automata domain and focus on the most common type of specifications used in industrial practice: safety properties. We show that we can exploit the inherent determinism of safety properties to create a set of 26 explicit automata encodings comprised of novel aspects including: state numbers versus state labels versus a state look-up table, finite versus infinite acceptance conditions, forward-looking versus backward-looking transition encodings, assignment-based versus BDD-based alphabet representation, state and transition minimization, edge abbreviation, trap-state elimination, and determinization either on-the-fly or up-front using the subset construction. We conduct an extensive experimental evaluation and identify an encoding that offers the best performance in explicit LTL model checking time and is consistantly faster than the previous best explicit automaton encoding algorithm.






© Copyright 2013  Rice University  
Mailing Address: PO Box 1892, MS-132, Houston TX 77251-1892
Physical Address: 3122 Duncan Hall, 6100 Main Street, Houston TX 77005


Rice University Computer Science